Exhibit T-4

Feb. 9, 2010

Sheet 211 of 403

US 7,660,973 B2

Definition

```
def AddressImmediate(op,rd,rc,imm) as
       i \leftarrow imm | i \neq imm
       c \leftarrow RegRead(rc, 64)
       case op of
              A.SUB.I:
                     a \leftarrow i - c
              A.SUB.I.O:
                     t \leftarrow (i_{63} \parallel i) - (c_{63} \parallel c)
                     if t_{64} \neq t_{63} then
                            raise FixedPointArithmetic
                     endif
                     a \leftarrow t_{63..0}
              A.SUB.I.U.O:
                     t \leftarrow (i_{63} \| i) - (c_{63} \| c)
                     if t_{64} \neq 0 then
                            raise FixedPointArithmetic
                     endif
                     a \leftarrow t_{63..0}
               A.SET.AND.E.I:
                      a \leftarrow ((i \text{ and } c) = 0)^{64}
               A.SET.AND.NE.I:
                     a \leftarrow ((i \text{ and } c) \neq 0)^{64}
               A.SET.E.I:
                      a \leftarrow (i = c)^{64}
               A.SET.NE.I:
                      a \leftarrow (i \neq c)^{64}
               A.SET.L.I:
                      a \leftarrow (i < c)^{64}
               A.SET.GE.I:
                      a \leftarrow (i \ge c)^{64}
               A.SET.L.I.U:
                      a \leftarrow ((0 \parallel i) < (0 \parallel c))^{64}
               A.SET.GE.I.U:
                      a \leftarrow ((0 || i) \ge (0 || c))^{64}
        endcase
        RegWrite(rd, 64, a)
 enddef
                                 Exceptions
```

Fixed-point arithmetic

Feb. 9, 2010

Sheet 212 of 403

US 7,660,973 B2

Operation codes

A.SET.AND.E	Address set and equal zero .	
A.SET.AND.NE	Address set and not equal zero	
A.SET.E	Address set equal	
A.SET.GE	Address set greater equal signed	
A.SET.GE.U	Address set greater equal unsigned	
A.SET.L	Address set less signed	
A.SET.L.U	Address set less unsigned	
A.SET.NE	Address set not equal	
A.SUB	Address subtract	
A.SUB.O	Address subtract signed check overflow	
A.SUB.U.O	Address subtract unsigned check overflow	

Equivalencies

A.SET.E.Z	Address set equal zero		
A.SET.G.Z	Address set greater zero signed		
A.SET.GE.Z	Address set greater equal zero signed		
A.SET.L.Z	Address set less zero signed		
A.SET.LE.Z	Address set less equal zero signed		
A.SET.NE.Z	Address set not equal zero	***	
A.SET.G	Address set greater signed	·	
A.SET.G.U	Address set greater unsigned		
A.SET.LE	Address set less equal signed		
A.SET.LE.U	Address set less equal unsigned		

A.SET.E.Z rd=rc	←	A.SET.AND.E rd=rc,rc	
A.SET.G.Zrd=rc	←	A.SET.L.U rd=rc,rc	
A.SET.GE.Z rd=rc	←	A.SET.GE rd=rc,rc	
A.SET.L.Z rd=rc	=	A.SET.L rd=rc,rc	
A.SET.LE.Z rd=rc	=	A.SET.GE.U rd=rc,rc	
A.SET.NE.Z rd=rc	←	A.SET.AND.NE rd=rc,rc	
A.SET.G rd=rb,rc	\rightarrow	A.SET.L rd=rc,rb	
A.SET.G.U rd=rb,rc	\rightarrow	A.SET.L.U rd=rc,rb	
A.SET.LE rd=rb,rc	\rightarrow	A.SET.GE rd=rc,rb	
A.SET.LE.U rd=rb,rc	→	A.SET.GE.U rd=rc,rb	

Redundancies

A.SET.E rd=rc,rc	⇔	A.SET rd
A.SET.NE rd=rc,rc	⇔	A.ZERO rd

Feb. 9, 2010

Sheet 213 of 403

US 7,660,973 B2

Selection

class	operation	cond	operand	check
arithmetic	SUB			
			NONE U	0
boolean	SET.AND SET	ENE		
	SET	L GE G LE	NONE U	
	SET	L GE G LE E NE	Z	

Format

op rd=rb,rc

rd=op(rb,rc) rd=opz(rcb)

31	24	23 18	17 12	11 6	5 0
	A.MINOR	rd	rc	rb	ор
	8	6	6	6	6

 $rc \leftarrow rb \leftarrow rcb$

FIG. 64B

Feb. 9, 2010

Sheet 214 of 403

US 7,660,973 B2

Definition

```
def AddressReversed(op,rd,rc,rb) as
      c \leftarrow RegRead(rc, 128)
      b \leftarrow RegRead(rb, 128)
      case op of
             A.SET.E:
                    a \leftarrow (b = c)^{64}
             A.SET.NE:
                    a \leftarrow (b \neq c)^{64}
             A.SET.AND.E:
                    a \leftarrow ((b \text{ and } c) = 0)^{64}
             A.SET.AND.NE:
                    a \leftarrow ((b \text{ and } c) \neq 0)^{64}
             A.SET.L:
                    a \leftarrow ((rc = rb) ? (b < 0) : (b < c))^{64}
             A.SET.GE:
                    a \leftarrow ((rc = rb) ? (b \ge 0) : (b \ge c))^{64}
             A.SET.L.U:
                    a \leftarrow ((rc = rb) ? (b > 0) : ((0 || b) < (0 || c))^{64}
             A.SET.GE.U:
                    a \leftarrow ((rc = rb) ? (b \le 0) : ((0 || b) \ge (0 || c))^{64}
             A.SUB:
                    a \leftarrow b - c
             A.SUB.O:
                    t \leftarrow (b_{63} \parallel b) - (c_{63} \parallel c)
                    if t_{64} \neq t_{63} then
                           raise FixedPointArithmetic
                    endif
                    a \leftarrow t_{63..0}
              A.SUB.U.O:
                    t \leftarrow (0^1 \| b) - (0^1 \| c)
                    if t_{64} \neq 0 then
                           raise FixedPointArithmetic
                    endif
                    a \leftarrow t_{63..0}
       endcase
       RegWrite(rd, 64, a)
enddef
```

Exceptions

Fixed-point arithmetic

Feb. 9, 2010

Sheet 215 of 403

US 7,660,973 B2

Operation codes

·	
A.SHL.I.ADD	Address shift left immediate add

FIG. 65A

Feb. 9, 2010

Sheet 216 of 403

US 7,660,973 B2

Format

A.SHL.I.ADD rd=rc,rb,i

rc=op(ra,rb,i)

31	2	4 23 18	17 12	11 6	5 5 2	1 0
	A.MINOR	rd	rc	rb	ASHL.1.ADD	sh
	8	6	6	6	6	2

assert 1≤i≤4 sh ← i-1

FIG. 65B

Feb. 9, 2010

Sheet 217 of 403

US 7,660,973 B2

Definition

def AddressShiftLeftImmediateAdd(sh,rd,rc,rb) as $c \leftarrow \text{RegRead}(rc, 64)$ $b \leftarrow \text{RegRead}(rb, 64)$ $a \leftarrow c + (b_{62\text{-sh.}.0} \parallel 0^{1+\text{sh}})$ RegWrite(rd, 64, a)

enddef

Exceptions

none

FIG. 65C

Feb. 9, 2010

Sheet 218 of 403

US 7,660,973 B2

Operation codes

A.SHL.I.SUB	Address shift left immediate subtract
LV:011P:T:OOD	Address shift left infinediate subtract

FIG. 66A

Feb. 9, 2010

Sheet 219 of 403

US 7,660,973 B2

Format

ASHL.I.SUB rd=rb,i,rc

rd=op(rb,i,rc)

3	31 24	23 18	17	12 11	65 2	1 0
	A.MINOR	rd	rc	rb	ASHL.I.SUB	sh
	8	6	6	6	6	2

assert 1≤i≤4 sh ← i-1

FIG. 66B

Feb. 9, 2010

Sheet 220 of 403

US 7,660,973 B2

Definition

def AddressShiftLeftImmediateSubtract(op,rd,rc,rb) as

 $c \leftarrow RegRead(rc, 128)$

 $b \leftarrow RegRead(rb, 128)$

 $a \leftarrow (b_{62\text{-sh.}.0} \parallel 0^{1+\text{sh}}) - c$

RegWrite(rd, 64, a)

enddef

Exceptions

none

FIG. 66C

Feb. 9, 2010

Sheet 221 of 403

US 7,660,973 B2

Operation codes

A.SHL.I	Address shift left immediate
A.SHL.I.O	Address shift left imMediate signed check overflow
A.SHL.I.U.O	Address shift left immediate unsigned check overflow
A.SHR.I	Address signed shift right immediate
A.SHR.I.U	Address shift right immediate unsigned

Redundancies

A.SHL.I rd=rc,1	⇔ A.ADD rd=rc,rc
A.SHL.I.O rd=rc,1	⇔ A.ADD.O rd=rc,rc
A.SHL.I.U.O rd=rc,1	⇔ A.ADD.U.O rd=rc,rc
A.SHL.I rd=rc,0	⇔ A.COPY rd=rc
A.SHL.I.O rd=rc,0	⇔ A.COPY rd=rc
A.SHL.I.U.O rd=rc,0	\Leftrightarrow A.COPY rd=rc
A.SHR.I rd=rc,0	⇔ A.COPY rd=rc
A.SHR.I.U rd=rc,0	⇔ A.COPY rd=rc

FIG. 67A

Feb. 9, 2010

Sheet 222 of 403

US 7,660,973 B2

Selection

class	operation	form	operand	check
shift	SHL	I		
			NONE U	0
	SHR	I	NONE U	

Format

op rd=rc,simm

rd=op(rc,simm)




FIG. 67B

Feb. 9, 2010

Sheet 223 of 403

US 7,660,973 B2

Definition

```
def AddressShiftImmediate(op,rd,rc,simm) as
       c \leftarrow RegRead(rc, 64)
       case op of
               A.SHL.I:
                      a \leftarrow c_{63\text{-simm..}0} \parallel 0^{\text{simm}}
               A.SHL.I.O:
                      if c_{63..63\text{-simm}} \neq c_{63}^{\text{simm}+1} then
                             raise FixedPointArithmetic
                      endif
                      a \leftarrow c_{63\text{-simm..0}} \parallel 0^{simm}
               A.SHL.I.U.O:
                      if c_{63..64\text{-simm}} \neq 0 then
                             raise FixedPointArithmetic
                      endif
                      a \leftarrow c_{63\text{-simm..0}} \parallel 0^{simm}
               A.SHR.I:
                      a \leftarrow a_{63}^{simm} \parallel c_{63..simm}
               A.SHR.I.U:
                      a \leftarrow 0^{simm} \parallel c_{63..simm}
       endcase
       RegWrite(rd, 64, a)
enddef
```

Exceptions

Fixed-point arithmetic

FIG. 67C

Feb. 9, 2010

Sheet 224 of 403

US 7,660,973 B2

Operation codes

_		
	A.MUX	A 1 1 1 1 1
	A IVII I X	Address multiplex
1 4	1.141031	riddross munipica
_		

FIG. 68A

Feb. 9, 2010

Sheet 225 of 403

US 7,660,973 B2

Format

op ra=rd,rc,rb

ra=amux(rd,rc,rb)




FIG. 68B

U.S. Patent Feb. 9, 2010

none

Sheet 226 of 403

US 7,660,973 B2

Definition

```
def AddressTernary(op,rd,rc,rb,ra) as
      d \leftarrow RegRead(rd, 64)
      c \leftarrow RegRead(rc, 64)
      b \leftarrow RegRead(rb, 64)
      endcase
      case op of
            A.MUX:
                  a \leftarrow (c \text{ and } d) \text{ or } (b \text{ and not } d)
      endcase
      RegWrite(ra, 64, a)
enddef
                            Exceptions
```

FIG. 68C

Feb. 9, 2010

Sheet 227 of 403

US 7,660,973 B2

Operation codes

B Branch

FIG. 69A

U.S. Patent Feb. 9, 2010

Sheet 228 of 403

US 7,660,973 B2

Format

В	rd							
	31	24 23	18	17	12 11		6 5	0
	B.MINO	**	rd	0		0	E	3
	8		6	6		6	6	5

FIG. 69B

Feb. 9, 2010

Sheet 229 of 403

US 7,660,973 B2

Definition

```
def Branch(rd,rc,rb) as

if (rc \neq 0) or (rb \neq 0) then

raise ReservedInstruction
endif

d \leftarrow RegRead(rd, 64)
if (d<sub>1..0</sub>) \neq 0 then

raise AccessDisallowedByVirtualAddress
endif

ProgramCounter \leftarrow d<sub>63..2</sub> \parallel 0<sup>2</sup>
raise TakenBranch
enddef
```

Exceptions

Reserved Instruction
Access disallowed by virtual address

FIG. 69C

Feb. 9, 2010

Sheet 230 of 403

US 7,660,973 B2

Operation codes

B.BACK	Branch back

FIG. 70A

Feb. 9, 2010

Sheet 231 of 403

US 7,660,973 B2

Format

B.BACK

bback()




FIG. 70B

Feb. 9, 2010

Sheet 232 of 403

US 7,660,973 B2

Definition

```
def BranchBack(rd,rc,rb) as c \leftarrow \text{RegRead}(rc, 128) if (rd \neq 0) or (rc \neq 0) or (rb \neq 0) then raise ReservedInstruction endif a \leftarrow \text{LoadMemory}(\text{ExceptionBase,ExceptionBase+Thread*128,128,L}) if PrivilegeLevel > c_{1..0} then PrivilegeLevel \leftarrow c_{1..0} endif ProgramCounter \leftarrow c_{63..2} \parallel 0^2 ExceptionState \leftarrow 0 RegWrite(rd,128,a) raise TakenBranchContinue enddef
```

Exceptions

Reserved Instruction
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 70C

Feb. 9, 2010

Sheet 233 of 403

US 7,660,973 B2

Operation codes

B.BARRIER	Branch barrier
D.D. HUCEL	Dianell barrier

FIG. 71A

Feb. 9, 2010

Sheet 234 of 403

US 7,660,973 B2

Format

B.BARRIER

rd

bbarrier(rd)

31	24 :	23	18 17	12 11		6 5	0
B.M.	NOR	rd	0		0	B.BAI	RRIER
	8	6	6		6	(5

FIG. 71B

Feb. 9, 2010

Sheet 235 of 403

US 7,660,973 B2

Definition

```
def BranchBarrier(rd,rc,rb) as

if (rc ≠ 0) or (rb ≠ 0) then

raise ReservedInstruction
endif

d ← RegRead(rd, 64)
if (d1..0) ≠ 0 then

raise AccessDisallowedByVirtualAddress
endif

ProgramCounter ← d63..2 || 0²

FetchBarrier()
raise TakenBranch
enddef
```

Exceptions

Reserved Instruction

FIG. 71C

Feb. 9, 2010

Sheet 236 of 403

US 7,660,973 B2

Operation codes

B.AND.E	Branch and equal zero	
B.AND.NE	Branch and not equal zero	
B.E	Branch equal	
B.GE	Branch greater equal signed	
B.L	Branch signed less	
B.NE	Branch not equal	
B.GE.U	Branch greater equal unsigned	
B.L.U	Branch less unsigned	

Equivalencies

B.E.Z	Branch equal zero	
$B.G.Z^I$	Branch greater zero signed	
$B.GE.Z^2$	Branch greater equal zero signed	
$B.L.Z^3$	Branch less zero signed	
$B.LE.Z^4$	Branch less equal zero signed	
B.NE.Z	Branch not equal zero	
B.LE	Branch less equal signed	·
B.G	Branch greater signed	
B.LE.U	Branch less equal unsigned	
B.G.U	Branch greater unsigned	
B.NOP	Branch no operation	

B.E.Z rc,target	←	B.AND.E rc,rc,target	
B.G.Z rc,target	⇐	B.L.U rc,rc,target	· · · · · · · · · · · · · · · · · · ·
B.GE.Z rc,target	=	B.GE rc,rc,target	
B.L.Zrc,target	<=	B.L rc,rc,target	
B.LE.Z rc,target	←	B.GE.U rc,rc,target	
B.NE.Z rc,target	←	B.AND.NE rc,rc,target	
B.LE rc,rd,target	\rightarrow	B.GE rd,rc,target	
B.G rc,rd,target	\rightarrow	B.L rd,rc,target	
B.LE.U rc,rd,target	→	B.GE.U rd,rc,target	
B.G.U rc,rd,target	\rightarrow	B.L.U rd,rc,target	
B.NOP	←	B.NE r0,r0,\$	·

Redundancies

B.E rc,rc,target	⇔	B.I target
B.NE rc,rc,target	⇔	B.NOP

Feb. 9, 2010

Sheet 237 of 403

US 7,660,973 B2

Selection

class	op	com	compare		type		
arithmetic		L	GE	G	ĹE	NONE	U
vs. zero		L	GE E	G NE	LE	Z	
bitwise	none AND	Е	NE				

Format

op rd,rc,target

if (op(rd,rc)) goto target;

31	24	4 23	18 17	12	11	0
	ор	rd		rc	offset	
	8	6		6	12	

FIG. 72B

Feb. 9, 2010

Sheet 238 of 403

US 7,660,973 B2

Definition

```
def BranchConditionally(op,rd,rc,offset) as
       d \leftarrow RegRead(rd, 128)
      c \leftarrow RegRead(rc, 128)
      case op of
             B.E:
                   a \leftarrow d = c
             B.NE:
                   a \leftarrow d \neq c
             B.AND.E:
                   a \leftarrow (d \text{ and } c) = 0
             BAND.NE:
                   a \leftarrow (d \text{ and } c) \neq 0
             B.L:
                   a \leftarrow (rd = rc) ? (c < 0) : (d < c)
             B.GE:
                   a \leftarrow (rd = rc) ? (c \ge 0) : (d \ge c)
             B.L.U:
                   a \leftarrow (rd = rc) ? (c > 0): ((0 || d) < (0 || c))
            B.GE.U:
                   a \leftarrow (rd = rc) ? (c \le 0): ((0 || d) \ge (0 || c))
      endcase
      if a then
            ProgramCounter \leftarrow ProgramCounter + (offset | 0^2 \rangle)
            raise TakenBranch
      endif
enddef
```

Exceptions

none

FIG. 72C

Feb. 9, 2010

Sheet 239 of 403

US 7,660,973 B2

Operation codes

B.E.F. 16	Branch equal floating-point half
B.E.F. 32	Branch equal floating-point single
B.E.F. 64	Branch equal floating-point double
B.E.F.128	Branch equal floating-point quad
B.GE.F. 16	Branch greater equal floating-point half
B.GE.F. 32	Branch greater equal floating-point single
B.GE.F. 64	Branch greater equal floating-point double
B.GE.F.128	Branch greater equal floating-point quad
B.L.F. 16	Branch less floating-point half
B.L.F. 32	Branch less floating-point single
B.L.F. 64	Branch less floating-point double
B.L.F.128	Branch less floating-point quad
B.LG.F. 16	Branch less greater floating-point half
B.LG.F. 32	Branch less greater floating-point single
B.LG.F. 64	Branch less greater floating-point double
B.LG.F.128	Branch less greater floating-point quad

Equivalencies

B.LE.F. 16	Branch less equal floating-point half	
B.LE.F. 32	Branch less equal floating-point single	
B.LE.F. 64	Branch less equal floating-point double	
B.LE.F.128	Branch less equal floating-point quad	
B.G.F. 16	Branch greater floating-point half	
B.G.F. 32	Branch greater floating-point single	
B.G.F. 64	Branch greater floating-point double	
B.G.F.128	Branch greater floating-point quad	

B.LE.F.size rc,rd,target	\rightarrow	B.GE.F.size rd,rc,target
B.G.F.size rc,rd,target	\rightarrow	B.L.F.size rd,rc,target

Feb. 9, 2010

Sheet 240 of 403

US 7,660,973 B2

Selection

number format	type	compare				size		
floating-point	F	E	LG	L	GE	G	16	32
			LE					64
								128

Format

op rd,rc,target

if (op(rd,rc)) goto target;




FIG. 73B

Feb. 9, 2010

Sheet 241 of 403

US 7,660,973 B2

Definition

```
def BranchConditional(FloatingPointop,rd,rc,offset) as
     case op of
          B.E.F.16, B.LG.F.16, B.L.F.16, B.GE.F.16:
                size \leftarrow 16
          B.E.F.32, B.LG.F.32, B.L.F.32, B.GE.F.32:
                size \leftarrow 32
          B.E.F.64, B.LG.F.64, B.L.F.64, B.GE.F.64:
                size ← 64
          B.E.F.128, B.LG.F.128, B.L.F.128, B.GE.F.128:
                size \leftarrow 128
     endcase
     d \leftarrow F(size,RegRead(rd, 128))
     c \leftarrow F(size,RegRead(rc, 128))
     v \leftarrow fcom(d, c)
     case op of
          BEF16, BEF32, BEF64, BEF128:
                a \leftarrow (v = E)
          BLGF16, BLGF32, BLGF64, BLGF128:
                a \leftarrow (v = L) \text{ or } (v = G)
          BLF16, BLF32, BLF64, BLF128:
                a \leftarrow (v = L)
          BGEF16, BGEF32, BGEF64, BGEF128:
                a \leftarrow (v = G) \text{ or } (v = E)
     endcase
     if a then
          ProgramCounter \leftarrow ProgramCounter + (offset | 0^2 \rangle)
          raise TakenBranch
     endif
enddef
```

Exceptions

none

FIG. 73C

Feb. 9, 2010

Sheet 242 of 403

US 7,660,973 B2

Operation codes

B.I.F. 32	Branch invisible floating-point single
B.NI.F. 32	Branch not invisible floating-point single
B.NV.F. 32	Branch not visible floating-point single
B.V.F. 32	Branch visible floating-point single

FIG. 74A

Feb. 9, 2010

Sheet 243 of 403

US 7,660,973 B2

Selection

number format	type	com	pare			size
floating-point	F	I	NI	NV	V	32

Format

op rc,rd,target

if (op(rc,rd)) goto target;

31	24	23 18	17 12	11	0_
	ор	rd	rc	offset	
	8	6	6	12	

FIG. 74B

Feb. 9, 2010

Sheet 244 of 403

US 7,660,973 B2

Definition

```
def n(a) as (a.t=QNAN) or (a.t=SNAN) enddef
def less(a,b) as fcom(a,b)=L enddef
def trxya,b,c,d) as (fcom(fabs(a),b)=G) and (fcom(fabs(c),d)=G) and (a.s=c.s) enddef
def BranchConditionalVisibilityFloatingPoint(op,rd,rc,offset) as
      d \leftarrow RegRead(rd, 128)
      c \leftarrow RegRead(rc, 128)
      dx \leftarrow F(32,d31..0)
      cx \leftarrow F(32,c31..0)
      dy \leftarrow F(32, d63..32)
      cy \leftarrow F(32,c63..32)
      dz \leftarrow F(32,d95..64)
      cz \leftarrow F(32,c95..64)
      dw \leftarrow F(32,d_{127..96})
      cw \leftarrow F(32,c_{127..96})
      f1 \leftarrow F(32,0x7f000000) // floating-point 1.0
      if (n(dx) or n(dy) or n(dz) or n(dw) or n(cx) or n(cy) or n(cz) or n(cw)) then
           a \leftarrow false
      else
           dv \leftarrow less(fabs(dx),dz) and less(fabs(dy),dz) and less(dz,f1) and (dz.s=0)
           cv \leftarrow less(fabs(cx),cz) and less(fabs(cy),cz) and less(cz,f1) and (cz.s=0)
           trz \leftarrow (less(f1,dz) \text{ and } less(f1,cz)) \text{ or } ((dz.s=1 \text{ and } cz.s=1))
           tr \leftarrow trxy(dx,dz,cx,cz) or trxy(dy,dz,cy,cz) or trz
           case op of
                 B.I.F.32:
                        a \leftarrow tr
                 B.NI.F.32:
                        a \leftarrow not tr
                 B.NV.F.32:
                        a \leftarrow not (dv and cv)
                 B.V.F.32:
                        a ← dv and cv
            endcase
      endif
      if a then
           ProgramCounter \leftarrow ProgramCounter + (offset | 0^2 \rangle)
```

Feb. 9, 2010

Sheet 245 of 403

US 7,660,973 B2

raise TakenBranch endif

enddef

Exceptions

none

FIG. 74C continued

Feb. 9, 2010

Sheet 246 of 403

US 7,660,973 B2

Operation codes

······································	
B.DOWN	Branch down
D.DO WI	Dianon down

FIG. 75A

Feb. 9, 2010

Sheet 247 of 403

US 7,660,973 B2

Format

B.DOWN

rd

bdown(rd)




FIG. 75B

Feb. 9, 2010

Sheet 248 of 403

US 7,660,973 B2

Definition

def BranchDown(rd,rc,rb) as

if (rc ≠ 0) or (rb ≠ 0) then

raise ReservedInstruction
endif

d ← RegRead(rd, 64)
if PrivilegeLevel > d1..0 then

PrivilegeLevel ← d1..0
endif

ProgramCounter ← d63..2 || 0²
raise TakenBranch
enddef

Exceptions

Reserved Instruction

FIG. 75C

Feb. 9, 2010

Sheet 249 of 403

US 7,660,973 B2

Operation codes

B.GATE	Branch gateway	
	Equivalencies	
B.GATE	← B.GATE 0	

FIG. 76A

Feb. 9, 2010

Sheet 250 of 403

US 7,660,973 B2

Format

B.GATE

rb

bgate(rb)




FIG. 76B

Feb. 9, 2010

Sheet 251 of 403

US 7,660,973 B2

Definition

```
def BranchGateway(rd,rc,rb) as
     c \leftarrow RegRead(rc, 64)
     b \leftarrow RegRead(rb, 64)
     if (rd \neq 0) or (rc \neq 1) then
           raise ReservedInstruction
     endif
     if c_{2..0} \neq 0 then
           raise AccessDisallowedByVirtualAddress
     d ← ProgramCounter63_2+1 || PrivilegeLevel
     if PrivilegeLevel < b1..0 then
           m \leftarrow LoadMemoryG(c,c,64,L)
           if b \neq m then
                 raise GatewayDisallowed
           endif
           PrivilegeLevel \leftarrow b<sub>1..0</sub>
     endif
     ProgramCounter \leftarrow b63..2 || 0<sup>2</sup>
     RegWrite(rd, 64, d)
     raise TakenBranch
enddef
```

Exceptions

Reserved Instruction
Gateway disallowed
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

Feb. 9, 2010

Sheet 252 of 403

US 7,660,973 B2

Operation codes

דוגעם	Drongh halt	
D.DALI	Branch halt	

FIG. 77A

Feb. 9, 2010

Sheet 253 of 403

US 7,660,973 B2

Format

B.HALT

bhalt()

31	24 23	1	8 17	12	11	65	0
B.MIN	NOR	0	0		0		B.HALT
8		6	6		6		6

FIG. 77B

Feb. 9, 2010

Sheet 254 of 403

US 7,660,973 B2

Definition

def BranchHalt(rd,rc,rb) as

if (rd ≠ 0) or (rc ≠ 0) or (rb ≠ 0) then

raise ReservedInstruction

endif

FetchHalt()

enddef

Exceptions

Reserved Instruction

FIG. 77C

Feb. 9, 2010

Sheet 255 of 403

US 7,660,973 B2

Operation codes

I R LUINIT	TS 1. TT'	i i
I B.HINT	Branch Hint	
173,177,17		i i

FIG. 78A

Feb. 9, 2010

Sheet 256 of 403

US 7,660,973 B2

Format

B.HINT

badd,count,rd

bhint(badd,count,rd)

31	24	23	18 17 _	12	11	6 5	0
	B.MINOR	rd		count	simm	B.H	INT
	8	6		6	6	6)

simm ← badd-pc-4

FIG. 78B

Feb. 9, 2010

Sheet 257 of 403

US 7,660,973 B2

Definition

def BranchHint(rd,count,simm) as $d \leftarrow \text{RegRead}(\text{rd}, 64)$ if $(d_{1..0}) \neq 0$ then raise AccessDisallowedByVirtualAddress endif $\text{FetchHint}(\text{ProgramCounter} + 4 + (0 \parallel \text{simm} \parallel 0^2), d_{63..2} \parallel 0^2, \text{count})$ enddef

Exceptions

Access disallowed by virtual address

FIG. 78C

Feb. 9, 2010

Sheet 258 of 403

US 7,660,973 B2

Operation codes

B.HINT.I	Branch Hint Immediate

FIG. 79A

Feb. 9, 2010

Sheet 259 of 403

US 7,660,973 B2

Format

B.HINT.I badd,count,target

bhinti(badd,count,target)

31	24	23 18	17	1211	0
	B.HINT.I	simm	count	offset	
	8	6	6	12	

simm ← badd-pc-4

FIG. 79B

Feb. 9, 2010

Sheet 260 of 403

US 7,660,973 B2

Definition

def BranchHintImmediate(simm,count,offset) as BranchHint(ProgramCounter + 4 + (0 || simm || 0^2), count, ProgramCounter + (offset $\frac{44}{7}$ || offset || 0^2))

enddef

Exceptions

none

FIG. 79C

Feb. 9, 2010

Sheet 261 of 403

US 7,660,973 B2

Operation codes

B.I	Branch immediate
	Redundancies
B.I target	⇔ B.E rc,rc,target

FIG. 80A

Feb. 9, 2010

Sheet 262 of 403

US 7,660,973 B2

Format

B.I target

bi(target)




FIG. 80B

Feb. 9, 2010

Sheet 263 of 403

US 7,660,973 B2

Definition

def BranchImmediate(offset) as

ProgramCounter ← ProgramCounter + (offset⅔ || offset || 0²)

raise TakenBranch
enddef

Exceptions

none

FIG. 80C

Feb. 9, 2010

Sheet 264 of 403

US 7,660,973 B2

Operation codes

ו עות ו ע	Branch immediate link
B.LINK.I	Dranch minieulate link

FIG. 81A

Feb. 9, 2010

Sheet 265 of 403

US 7,660,973 B2

Format

B.LINK.I target

blinki(target)




FIG. 81B

Feb. 9, 2010

Sheet 266 of 403

US 7,660,973 B2

Definition

def BranchImmediateLink(offset) as

RegWrite(0, 64, ProgramCounter + 4)

ProgramCounter ← ProgramCounter + (offset⅔ || offset || 0²)

raise TakenBranch
enddef

Exceptions

none

FIG. 81C

Feb. 9, 2010

Sheet 267 of 403

US 7,660,973 B2

Operation codes

B.LINK	Branch link		
	Equivalencies		
B.LINK	←	B.LINK 0=0	
B.LINK rc	←	B.LINK 0=rc	

FIG. 82A

Feb. 9, 2010

Sheet 268 of 403

US 7,660,973 B2

Format

B.LINK rd=rc

31 24 23 18 17 12 11 6 5 0

B.MINOR rd rc 0 B.LINK

8 6 6 6 6

 $rb \leftarrow 0$

FIG. 82B

Feb. 9, 2010

Sheet 269 of 403

US 7,660,973 B2

Definition

```
def BranchLink(rd,rc,rb) as

if rb ≠ 0 then

raise ReservedInstruction
endif

c ← RegRead(rc, 64)
if (c and 3) ≠ 0 then

raise AccessDisallowedByVirtualAddress
endif

RegWrite(rd, 64, ProgramCounter + 4)

ProgramCounter ← c63..2 || 0<sup>2</sup>
raise TakenBranch
enddef
```

Exceptions

Reserved Instruction
Access disallowed by virtual address

FIG. 82C

Feb. 9, 2010

Sheet 270 of 403

US 7,660,973 B2

Operation codes

S.D.C.S.64.A.B	Store double compare swap octlet aligned big-endian
S.D.C.S.64.A.L	Store double compare swap octlet aligned little-endian

FIG. 83A

U.S. Patent Feb. 9, 2010

Sheet 271 of 403

US 7,660,973 B2

Format

rd@rc,rb op

rd=op(rd,rc,rb)

31	24	23 18	17 12	11 6	5 0
	S.MINOR	rd	rc	rb	ор
	8	6	6	6	6

FIG. 83B

Feb. 9, 2010

Sheet 272 of 403

US 7,660,973 B2

Definition

```
def StoreDoubleCompareSwap(op,rd,rc,rb) as
     size \leftarrow 64
     Isize \leftarrow \log(\text{size})
     case op of
          SDCS64AL:
                order \leftarrow L
          SDCS64AB:
                order \leftarrow B
     endcase
     c \leftarrow RegRead(rc, 128)
     b ← RegRead(rb, 128)
     d \leftarrow RegRead(rd, 128)
     if (c_{2..0} \neq 0) or (b_{2..0} \neq 0) then
          raise AccessDisallowedByVirtualAddress
     endif
     lock
          a \leftarrow LoadMemoryW(c63..0,c63..0,64,order) \parallel LoadMemoryW(b63..0,b63..0,64,order)
          if ((c_{127..64} || b_{127..64.}) = a) then
                StoreMemory((c63..0,c63..0,64,order,d127..64)
                StoreMemory(b63..0,b63..0,64,order,d63..0)
          endif
     endlock
     RegWrite(rd, 128, a)
enddef
                       Exceptions
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss
```

Feb. 9, 2010

Sheet 273 of 403

US 7,660,973 B2

Operation codes

S.A.S.I.64.A.B	Store add swap immediate octlet aligned big-endian
S.A.S.I.64.A.L	Store add swap immediate octlet aligned little-endian
S.C.S.I.64.A.B	Store compare swap immediate octlet aligned big-endian
S.C.S.I.64.A.L	Store compare swap immediate octlet aligned little-endian
S.M.S.I.64.A.B	Store multiplex swap immediate octlet aligned big-endian
S.M.S.I.64.A.L	Store multiplex swap immediate octlet aligned little-endian

FIG. 84A

Feb. 9, 2010

Sheet 274 of 403

US 7,660,973 B2

Selection

number format	ор	size	alignment	orde	ring
add-swap	AS	64	A	L	В
compare-swap	CS	64	A	L	В
multiplex-swap	MS	64	A	L	В

Format

S.op.I.64.align.order rd@rc,offset

rd=sopi64alignorder(rd,rc,offset)

31	24	23 1	8 17	12 1	1 0	
	ор	rd	rc		offset	
	8	6	6	-	12	

FIG. 84B

Feb. 9, 2010

Sheet 275 of 403

US 7,660,973 B2

Definition

```
def StoreImmediateInplace(op,rd,rc,offset) as
     sizE \leftarrow 64
     lsize \leftarrow log(size)
     case op of
           SASI64AL, SCSI64AL, SMSI64AL:
                order \leftarrow L
           SASI64AB, SCSI64AB, SMSI64AB:
                order \leftarrow B
     endcase
     c \leftarrow RegRead(rc, 64)
     VirtAddr \leftarrow c + (offset\S-lsize || offset || 0lsize-3)
     if (c_{1size-4...0} \neq 0 \text{ then})
           raise AccessDisallowedByVirtualAddress
     endif
     d \leftarrow RegRead(rd, 128)
     case op of
           SASI64AB, SASI64AL:
                lock
                      a \leftarrow LoadMemoryW(c,VirtAddr,size,order)
                      StoreMemory(c, VirtAddr, size, order, d63..0+a)
                 endlock
           SCSI64AB, SCSI64AL:
                lock
                      a ← LoadMemoryW(c,VirtAddr,size,order)
                      if (a = d_{63..0}) then
                            StoreMemory(c, VirtAddr, size, order, d<sub>127..64</sub>)
                      endif
                 endlock
           SMSI64AB, SMSI64AL:
                lock
                      a \leftarrow LoadMemoryW(c,VirtAddr,size,order)
                      m \leftarrow (d_{127..64} \& d_{63..0}) \mid (a \& \sim d_{63..0})
                      StoreMemory(c, VirtAddr, size, order, m)
                 endlock
     endcase
     RegWrite(rd, 64, a)
enddef
```

Feb. 9, 2010

Sheet 276 of 403

US 7,660,973 B2

Exceptions

Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TB
Access disallowed by local TB
Access detail required by tag
Access detail required by local TB
Access detail required by global TB
Local TB miss
Global TB miss

FIG. 84C continued

Feb. 9, 2010

Sheet 277 of 403

US 7,660,973 B2

Operation codes

S.A.S.64.A.B	Store add swap octlet aligned big-endian
S.A.S.64.A.L	Store add swap octlet aligned little-endian
S.C.S.64.A.B	Store compare swap octlet aligned big-endian
S.C.S.64.A.L	Store compare swap octlet aligned little-endian
S.M.S.64.A.B	Store multiplex swap octlet aligned big-endian
S.M.S.64.A.L	Store multiplex swap octlet aligned little-endian

Feb. 9, 2010

Sheet 278 of 403

US 7,660,973 B2

Selection

number format	op	size	alignment	orde	ring
add-swap	A.S	64	Ä	L	В
compare-swap	C.S	64	A	L	В
multiplex-swap	M.S	64	A	L	В

Format

op rd@rc,rb

rd=op(rd,rc,rb)




FIG. 85B

Feb. 9, 2010

Sheet 279 of 403

US 7,660,973 B2

Definition

```
def StoreInplace(op,rd,rc,rb) as
     size \leftarrow 64
     lsize \leftarrow log(size)
     case op of
          SAS64AL, SCS64AL, SMS64AL:
               order \leftarrow L
          SAS64AB, SCS64AB, SMS64AB:
               order \leftarrow B
     endcase
     c \leftarrow RegRead(rc, 64)
     b \leftarrow RegRead(rb, 64)
     VirtAddr \leftarrow c + (b66-lsize..0 || 0lsize-3)
     if (c_{1size-4...}0 \neq 0 \text{ then}
          raise AccessDisallowedByVirtualAddress
     endif
     d \leftarrow RegRead(rd, 128)
     case op of
          SAS64AB, SAS64AL:
               lock
                    a ← LoadMemoryW(c,VirtAddr,size,order)
                    StoreMemory(c,VirtAddr,size,order,d63..0+a)
               endlock
          SCS64AB, SCS64AL:
               lock
                    a \leftarrow LoadMemoryW(c,VirtAddr,size,order)
                    if (a = d_{63..0}) then
                          StoreMemory(c,VirtAddr,size,order,d127..64)
                    endif
               endlock
          SMS64AB, SMS64AL:
               lock
                    a ← LoadMemoryW(c,VirtAddr,size,order)
                    m \leftarrow (d_{127..64} \& d_{63..0}) \mid (a \& \sim d_{63..0})
                    StoreMemory(c,VirtAddr,size,order,m)
               endlock
     endcase
     RegWrite(rd, 64, a)
enddef
```

Feb. 9, 2010

Sheet 280 of 403

US 7,660,973 B2

Exceptions

Access disallowed by virtual address Access disallowed by tag Access disallowed by global TB Access disallowed by local TB Access detail required by tag Access detail required by global TB Access detail required by global TB Local TB miss Global TB miss

FIG. 85C continued